

Data types :-

→ Each data object has a type associated with it. The type defines the set of values that the object can have and the set of operations that are allowed on it. The notion of type is key to VHDL since it is a strongly typed language that requires each object to be of certain type.

1. Data types defined in the standard package

→ VHDL has several predefined types in the standard package. To use this package one has to include the following clause :-

```
Library std, work;  
use std.standard.all;
```

types defined in Package Standard of std Library :-

Type	Range of values	Example
bit	'0', '1'	Signal A: bit := 1;
bit_vector	an array of each element of type bit	Signal INBUS: bit_vector (7 downto 0);
boolean	FALSE, TRUE	Variable TEST: Boolean := FALSE;
character	any legal VHDL character, printable characters must be placed between two single quotes (eg: '#')	Variable VAL: character := '#';

Type	Range of values	Example
integer	range is implementation dependent but includes at least $\{-(2^{31}-1)$ to $(2^{31}-1)\}$	constant CONST1: integer CONST1 := 129;
natural	integer starting with 0 up to the max specified in the implementation	Variable var1: natural := 2;
positive	integer starting with 1 up to the max specified in the implementation	Variable var2: positive := 2;
security-level	note, warning, error, failure.	
string	array of which each element is of the type character	Variable var1: string(1 to 12) var1 := "\$#@%&'";

2. User-defined Types:-

→ we can introduce new types by using the type declaration, which names the type and specifies its value range.

type identifier is type-definition;

(a) integer types:-

eg:- type small_int is range 0 to 1024;

type my_word_length is range 31 downto 0;

Subtype `data-word` is `my-world-length` range 7 down to 0;

↓

A subtype is a subset of a previously defined type.

Here, in this example `data-word` is a subtype of `my-world-length`, of which range is restricted from 7 to 0.

(b) Floating-point types:-

eg:-

type `cmos-level` is range 0.0 to 3.3;

type `pmos-level` is range -5.0 to 0.0;

Subtype `cmos-level-Vol` is `cmos-level` range 0.0 to 1.8;

(c) Physical types:-

It includes a units identifier as follows:-

eg:- type `conductance` is range 0 to 2E-9 units

`mho`;

`mmho` = 1E-3 `mho`;

`umho` = 1E-6 `mho`;

`nmho` = 1E-9 `mho`;

end units `conductance`;

→ Here, a space must be left before the unit name.

3. Enumerated types:-

- consists of lists of characters, literals or identifiers

type `type-name` is (identifier list or character literal);

egs:-

type `my-values` is ('0', '1', '2')

type `hex-digit` is ('0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F');

→ An example of an enumerated type that has been defined in the std-logic-1164 package is the std-ulogic type, defined as follows:-

```
type std-ulogic is ('U', -- uninitialized
                  'X', -- forcing unknown
                  '0', -- forcing 0
                  '1', -- forcing 1
                  'Z', -- high impedance
                  'W', -- weak unknown
                  'L', -- weak 0
                  'H', -- weak 1
                  '- ', -- don't care
                  );
```

In order to use this type ~~one~~ one has to include the clause before each entity declaration

```
library ieee;
use ieee.std-logic-1164.all;
```