



Logic Families

Logic gates and memory devices are fabricated as integrated circuit (IC) because, Diode, Transistor, MOSFET etc are the internal parts of IC. The various components are interconnected within the chip to form the electronic ckt. They are called logic family.




Logic family



②

Logic Levels

Digital circuit has only two distinct output voltage levels. These two voltage levels are used to represent logic-0 and logic-1.




The high and low voltage level of output voltage can be assigned to represent logic-0 or logic-1 by using following different types of logic —

1. Positive - logic
2. Negative - logic

1. Positive logic :- In this logic, a Low-voltage level represents "Logic-0" and a comparatively High voltage level represents "Logic-1".
For example —

Positive logic

Logic-0 $\equiv$ 0 volt
Logic-1 $\equiv$ +5 volt




2. Negative Logic :- In this logic, a low-level voltage represents Logic-1 and comparatively High voltage represents Logic-0.

Page 3

Example —

Logic-0 $\equiv +5\text{ volt}$

Logic-1 $\equiv 0\text{ volt}$



How a transistor functions as a switch (NOT gate)?

Let us consider a transistor with some specifications as —



$R_c = 1\text{ k}\Omega$

$R_B = 10\text{ k}\Omega$

$V_{CE\text{ sat}} = 0.2\text{ V}$

$V_{BE\text{ sat}} = 0.7\text{ V} = V_{BE\text{ on}}$

$\beta = 50$



The switching behaviour of transistor can be analysed with graphical approach in their, Cut-off $\rightarrow$ Active $\rightarrow$ saturation region.

8-10-21




Fig-3.

Case:-I. Cut-off region

When transistor is in cut-off,

- Base current, $I_B = 0$, $V_{BE} < 0.7 \Rightarrow V_{BE} < 0.7$
- Collector current, $I_C = 0$


$$V_{CC} = I_C R_C + V_{out}$$

$$\Rightarrow V_{out} = V_{CC} = 5$$

$$V_{out} = 5 \text{ volt.}$$

i.e

Input Logic LOW, then
output Logic HIGH



Case:- IIActive region

$$V_{in} = I_B R_B + V_{BE_{on}}$$

$$\text{or } I_B = \frac{V_{in} - V_{BE_{on}}}{R_B}$$

$$I_C = \beta I_B$$




Fig-4.

Here $V_{CE} < V_{CE_{sat}}$

$$V_{out} = V_{cc} - I_C R_C = V_{cc} - \beta I_B R_C$$

$$\Rightarrow V_{out} = V_{cc} - \beta R_C \left(\frac{V_{in} - V_{BE_{on}}}{R_B} \right)$$

Case:- III Saturation region

- V_{in} (or I_B) increases, second transition point (from fig-3) is reached when $V_{out} = V_{CE_{sat}}$

$$I_{C(EOS)} = \frac{V_{cc} - V_{CE_{sat}}}{R_C} = \frac{5 - 0.2}{1 \times 10^3} = 4.8 \text{ mA}$$

$$I_{B(EOS)} = \frac{I_{C(EOS)}}{\beta} = \frac{4.8}{50} = 0.096 \text{ mA}$$

$$V_{in(EOS)} = I_{B(EOS)} R_B + V_{BE_{on}} = 0.096 \times 10 + 0.7 = 1.66 \text{ V}$$

- That is, if $V_{in} \geq 1.66 \text{ V}$, transistor goes to saturation and output is Logic-LOW.

(6)

In other word, 1.66 volt is minimum value of input voltage to turn the transistor into saturation or logic-LOW output. i.e when

Input logic - ~~LOW~~ HIGH

Output - logic - LOW

Thus Here we see that, transistor functions as a NOT gate switch in cut-off & saturation region.

Here

V_{IL} = Maximum input voltage so that transistor remains in cut-off (Output - Logic - HIGH) and treated as input logic-LOW = 0.7V


V_{IH} = Minimum input voltage which turns the transistor into saturation (Output - logic - LOW) and treated as input - logic - HIGH

V_{OL} = This is the max^m output voltage which will be considered as logic-LOW output.

V_{OH} = Min^m value of o/p voltage considered as Logic-HIGH o/p

7

Input-Output Mapping



Logic swing $= V_{OH} - V_{OL} = 5 - 0.2 = 4.8V$

$NM_L = \text{Noise Margin LOW} = V_{IL} - V_{OL} = 0.7 - 0.2 = 0.5V$

$NM_H = \text{Noise Margin HIGH} = V_{OH} - V_{IH} = 5 - 1.66 = 3.34V$

Some Terminology

Fan-in :- The number of inputs to a gate without any degradation of its voltage level is called fan-in. For example, a two-input gate will have a fan-in equal to 2.

Fan-out :- Fan-out is defined as the max^m number of inputs of the same IC family that a gate can drive without falling outside the specified output voltage limits.




Fig-6

For, example, a fan-out of 5 indicates that, the gate can drive (supply current to) at most 5-inputs of the same IC. Fan-out is also called loading factor.

Noise Margin :- Noise Margin or Noise Immunity is defined as the ability of a logic circuit to tolerate the noise without causing any unwanted change in the output. A quantitative measure noise immunity is called noise margin.

$$\text{High-Level noise margin} = NM_H = V_{OH} - V_{IL} = V_{OH} - V_{OL_{min}}$$

$$\text{Low-level noise margin} = NM_L = V_{IL} - V_{OL} = V_{IL_{max}} - V_{OL_{max}}$$

Propagation Delay :- The output of a logic

gate does not change its state instantaneously in response to the change in the state of its input. There is always, a time delay between these two events, which is called propagation delay.

Thus, propagation delay is defined as time delay betⁿ the instant of application of an input pulse and the instant of occurrence of corresponding output pulse.




Fig-7.7 : Propagation delay. (for NOT gate)

Propagation delay is measured betⁿ 50% voltage level of input and output waveform as illustrated in fig-7.

Propagation delay can be studied in following category —

(10)

i) t_{PHL} : The propagation delay measured when output is making a transition from HIGH (1) to LOW (0) state.

ii) t_{PLH} : The propagation delay measured when output is making a transition from LOW (0) to HIGH (1) state.

Figure of Merit (Speed-Power-Product):

Figure of merit of logic family is defined as the product of propagation delay and power dissipation by logic family.


$$\text{Figure of merit} = \text{Prop. delay} \times \text{Power dissipation}$$

In practice, figure of merit should be as low as possible. Figure of merit is always ~~compromise~~ compromise betⁿ speed and power-dissipation. That means, if we try to reduce propagation delay, power dissipation will increase and vice-versa.

DTL (Diode-Transistor Logic)

DTL belongs to the saturated bipolar logic family.

Diode-ON = forward bias = 0 volt



(+ve logic AND gate)
(Fig-1)

A	B	C	Y	Diode ON
0	0	0	0	D_1, D_2, D_3
0	0	1	0	D_1, D_2
0	1	0	0	D_1, D_3
0	1	1	0	D_1
1	0	0	0	D_2
1	0	1	0	D_3
1	1	0	0	D_3
1	1	1	1	All off






Fig-2

A	Y	Transistor act
0	1	OFF, HIGH
1	0	Saturation LOW



DTL - Fig(3) - (Three-input NAND gate)

The fig ③ shows a Diode Transistor Logic which is the combination of an +ve logic AND gate and NOT gate. We have to ~~verify~~ verify that the ckt of fig-③ is a +ve NAND (AND+NOT) for the binary level 0-12V

ii) If drop across a conducting diode is $0.7V$ and the sum of source and diode resistance is $11k$, is the NAND logic satisfied?



Explanation

(1)





Fig-4

Truth table

A	B	C	Y
0	0	0	$\bar{0} = 1$
0	0	1	$\bar{0} = 1$
0	1	0	$\bar{0} = 1$
0	1	1	$\bar{0} = 1$
1	0	0	$\bar{0} = 1$
1	0	1	$\bar{0} = 1$
1	1	0	$\bar{0} = 1$
1	1	1	$\bar{1} = 0$

Case:- I Let, us consider that any input from A, B, C is at low (0) then corresponding diode gets forward bias and conduct due to which potential at P rises to 0. In this case, it can be redrawn as below -



$$V_B = \text{voltage drop across } 15k\Omega$$

$$= \frac{-12}{115} \times 15 = \frac{-180}{115}$$

$$= -1.55 \text{ volt}$$

Fig-5

-ve voltage of base indicates that base-emitter junction is reverse biased and transistor is in cut-off. Hence output $y = V_{cc} = \text{HIGH}$ which satisfied the condition to perform NAND operation.

Case II. If all the inputs are at HIGH.

In this case all input diodes are reverse biased and potential at P is not zero. Ckt can be redrawn as below —

Here we assume diode forward resistance and assumed to be zero.

Then,

$$V_B = 0$$

$$I_B = \frac{12-0}{30} + \frac{-12-0}{100}$$

$$= \frac{12}{30} - \frac{12}{100} = 0.40 - 0.12$$

$$= 0.28 \text{ mA}$$




Fig - ⑤

from output side, when transistor is not saturation region —



$$I_c = \frac{12}{2.2}$$

[Neglecting collector saturation resistance if it is not so]
 $I_c = 5.45 \text{ mA}$ then $V_{CE \text{ sat}} = 0.2 \text{ V}$

$$\beta_{min} = h_{FE \text{ min}} = \frac{I_c}{I_B} = \frac{5.45}{0.28} = 19.48$$


i.e. if $\beta \geq 19$, transistor will be at saturation and in this case output $y = 0$ which desired condⁿ for NAND gate.

2) If drop across conducting diode is consider as 0.7v and sum of diode forward and source resistance 1K Ω .



Case:- I when any one input at low, diode become forward bias and ckt may drawn as shown in fig-7.

Now,



$$R_{th} = 1K || 15K = \frac{15}{16} = 0.94K$$

$V = V_{o1} + V_{o2}$ By superposition

$$= \frac{0.7}{16} \times 15 + \frac{12}{16} \times 1$$

$$= \frac{10.5}{16} + \frac{12}{16} = \frac{22.5}{16} = 1.40625$$

$$= 1.41 \text{ volt}$$




Fig-8(b)

Now,

$V_B =$ By superposition

$$= \frac{1.41}{115.94} \times 100 + \frac{-12}{115.94} \times 15.94 = -0.44V$$

-ve potential at base of NPN transistor makes base as reverse biased and hence diode is off and output becomes $V = V_{cc} = 5V$ treated as HIGH.

case:- II when all inputs are at HIGH, all input diodes, are reverse biased and hence operation will be the same as that of fig-6 explanation.




Fig-9

$$I_B = \frac{12-0}{30} + \frac{12-0}{100} = 0.28mA$$

$$I_C = \frac{12}{2.2} = 5.45$$

$$\beta = \frac{5.45}{0.28} = 19.04$$

If $\beta \geq 19$, then transistor saturates and output results as 0. Thus, from above all discussion, we conclude that ckt (fig-3) DTL is NAND logic.