

D.E.

SEQUENTIAL CIRCUIT

The circuit which output does not depend only on the present value of input but also on the past output, is called sequential circuit. Thus in a sequential ckt some part of output is fed-back to the input through a feedback path (usually memory element). Such a system is called closed loop system.




Fig-1

The above fig-1 represent a sequential ckt with $x_1, x_2, x_3, \dots, x_n$ as inputs, $y_1, y_2, y_3, \dots, y_m$ as outputs and $M_1, M_2, M_3, \dots, M_k$ as memory element constitutes the feedback-path. It is to be noted that combinational circuit is faster than sequential circuit because combinational circuit does not need any memory element or o/p does not depend upon any sequence of past output but only depends upon present input value.

Sequentral ckt

Synchronous
Sequentral ckt

Asynchronous
Sequentral ckt


Sequentral

Synchronous sequentral ckt:- The sequentral ckt in which the input is transferred only when an external control clock pulses (or triggering) is applied is called synchronous sequentral ckt.

Asynchronous sequentral ckt:- The sequentral circuit in which events are occurred when one event is completed and no need of any control triggering pulses, is called asynchronous sequentral circuit.

Note:- $\Rightarrow$ Asynchronous circuit is faster than synchronous because there is no need to synchronise the inputs with clock pulses. But, asynchronous ckt is unstable.

Latch :- The simplest kind of sequential circuit has only two states as "HIGH" and "LOW". It is a memory cell that is capable to store only one bit at a time either '0' or 1. Such type of sequential circuit is called "Latch". A latch is a bistable multivibrator that can store either '0' or 1 at a particular time. This is a basic unit of memory. The basic latch consist of two inverters cross-connected of their outputs as shown in fig 1 as below



If $X_1 = 0$ then $Q = 0 = 1$ and $X_2 = 1$, $\bar{Q} = 1 = 0$. The circuit remains latched in same state untill X_1 ^{does} ~~is~~ not changed. Thus, circuit can store one-bit binary.

Flip-flop :- The basic operation of latch can be modified by providing additional clock pulse (or triggering) that determines when the state of latch to be changed. Thus, a latch synchronised with additional clock pulse is called flip-flop.

Types of latches.

i> S-R latch (flip-flop)

ii> J-K " "


iii> D " "

iv> T " "


v> Master-slave "

Note:- A flip-flop provides -ve feedback.

i> S-R (Set-Reset):- S-R latch can be implemented by using two NOR gates or two NAND gates. An S-R latch has two inputs as 'Set' and 'Reset' (synchronous input) and two outputs. The outputs are complement of each other as Q and $\bar{Q}$. The basic block diagram of S-R latch is shown in fig-1 as below —



NOR realized S-R latch:- NOR realized S-R latch is implemented by using two NOR gates connected as shown in fig-2. ~~Here~~, NOR realized S-R latch is also called "ACTIVE HIGH" latch.



Here, the output of G_1 is fed-back to one input to G_2 and output of G_2 is fed-back to one input of G_1 . i.e. o/p of each other are cross-coupled to their one input line. The action of this ckt and how it can store one-bit binary can be understood by following truth table—

S	R	Q_{n+1}	$\bar{Q}_{n+1}$	Action
0	0	Q_n	$\bar{Q}_n$	No change
0	1	0	1	Reset
1	0	1	0	Set
1	1	?	?	Invalid

When clock pulse is applied, ckt is called flip-flop.




Fig-3

CLK	S	R	Q_{n+1}	$\bar{Q}_{n+1}$	Action
0	0	0	Q_n	$\bar{Q}_n$	NC
0	0	1	Q_n	$\bar{Q}_n$	NC
0	1	0	Q_n	$\bar{Q}_n$	NC
0	1	1	Q_n	$\bar{Q}_n$	NC
1	0	0	Q_n	$\bar{Q}_n$	NC
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	?	?	Forbidden (Invalid).

Fig-4

NAND realized $\bar{S}$ - $\bar{R}$ latch :- NAND realized

$\bar{S}$ - $\bar{R}$ latch is also called ACTIVE LOW latch because on of its two inputs when goes to Low, ckt become active which is illustrated by truth table. To implement $\bar{S}$ - $\bar{R}$ latch, two NAND gates are used and their outputs are cross-coupled to their one input as shown in fig-(5)





fig-(5)

The action of $\bar{S}$ - $\bar{R}$ latch can be understood in better way by following truth table—

$\bar{S}$	$\bar{R}$	Q_{n+1}	$\bar{Q}_{n+1}$	Action
0	0	?	?	Forbidden
0	1	1	0	Set
1	0	0	1	Reset
1	1	Q_n	$\bar{Q}_n$	Nc.

When clock pulse is applied, ckt is termed as flip-flop. $\bar{S}$ - $\bar{R}$ flip-flop is shown in fig-6 as below—



Present-Next state table for S-R latch


Q_n	S	R	Q_{n+1}	Action
0	0	0	0	NC
0	0	1	0	Reset
0	1	0	1	Set
0	1	1	? (d)	Forbidden
1	0	0	1	NC
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	? (d)	Forbidden

Application or Excitation table :-

Q_n	Q_{n+1}	Excitation	
		S	R
0	0	0	d(0,1)
0	1	1	0
1	0	0	1
1	1	d(0,1)	0

When we express Q_{n+1} in terms of Q_n, S, R by using K-map, thus obtained equation is called characteristic eqⁿ of S-R latch.

Characteristic eqⁿ is developed by using Present state & Next-state table



From K-map —

$$Q_{n+1} = S\bar{R} + Q_n\bar{R} = (S + Q_n)\bar{R}$$

This eqⁿ is called characteristic eqⁿ.

