

## Analog to Digital Converter (A/D Converter) :-


- It is often required that data taken in a physical system to be converted in digital form.

thus, an analog to digital converter produces a digital o/p that is proportional to the value of i/p analog signal.

### 1. Counter type ADC :-

- simplest type of ADC. which employs a binary counter, an analog comparator, a control circuit (AND gate) and a DAC.

- also known as a digital ramp ADC, because the waveform at the o/p of the DAC is a staircase waveform (step-by-step ramp).



## Operation:-

②

1. In a counter type ADC, the analog voltage ( $V_a$ ) which is to be converted is applied to the non-Inverting terminal of the comparator. The output from the DAC ( $V_{ref}$ ) is applied to the inverting terminal of the op-Amp.
2. The counter is used to count the no. of clock pulses applied. A start pulse is applied to reset the counter to zero. initially  $V_{ref} = 0$ .
3. When ever the analog I/p signal is greater than the reference voltage provided by DAC, the o/p of the comparator become HIGH (logic 1), the AND gate is enabled and so, the clock pulses are transmitted to the counter.
4. If  $V_a < V_{ref}$ , then the comparator o/p becomes Low (logic 0) and the counter will stop counting.  
At this time the o/p of the count counter will be provided as the digital o/p proportional to the analog I/p.  
The control logic loads the binary count into the latches and resets the counter.  
This cycle repeats itself.

## Conversion time:-

The conversion time is the time interval b/w the starting of the conversion and the time when comparator (opamp) o/p is Low. (stopping the count).

$$(t_c)_{max} = (2^N - 1) \times t_{clk}$$

Average conversion time =  $\frac{t_c(\max)}{2}$ .

Where,  $N$  = No. of bits in the counter.

- The max<sup>m</sup> no. of clock pulses required for  $n$ -bit conversion =  $2^N - 1$
- the conversion time depends upon I/P analog voltage  $V_a$ .


### Disadvantages:-

- It has large conversion time
- It is used for low-speed application.

Note:- In place of ordinary counter if up/down counter then it is called as tracking counter type ADC.

### 2. Parallel Comparator / Flash type ADC:-

- It is the fastest ADC, but it requires much more circuitry than the others.
- It uses parallel differential comparators that compare reference voltage with the I/P analog voltage.
- To convert an analog to digital signal of ' $N$ ' bits, it requires
  - $(2^N - 1)$  comparator
  - $(2^N)$  resistors
  - $(2^N \times N)$  priority encoder



Above figure shows a 3-bit flash type A/D converter which requires. (2<sup>3</sup>-1) = 7 comparators.

• 2<sup>3</sup> = 8 resistors

• 2<sup>3</sup> × 3 = 8 × 3 priority encoder.

↓ ↓  
i/p o/p

- Analog i/p which is to be converted is connected to the non-inverting terminal. Inverting terminal of op-amp, are connected to a set of reference voltage provided by voltage divider that divides it into seven equal increment levels.
- All comparator o/p's are connected to a priority encoder, which produces a digital o/p corresponding to the i/p having highest priority.
- Flash converter uses no clock signal. The conversion takes place continuously. Thus, the max<sup>m</sup> no. of clock pulses required for conversion is '1'.


### 3. Successive Approximation type ADC

- one of the most widely used types of A/D converter.

- the conversion time of this converter is maintained constant and it is proportional to the no. of bits in the digital o/p.

thus,  $t_c$  is independent of the value of analog i/p voltage ( $V_a$ ).

- The basic working principle of this converter involves the approximation of analog i/p voltage against N-bit digital value using 1 bit at a time, beginning with MSB.



- Above figure shows a block diagram of 4-bit successive approximation type ADC.

### Operation:

1. The bits of digital to analog converter are enable one at a time (beginning with MSB). As each bit is enabled, the comparator produces an o/p.
2. If  $V_{ref} < V_A \Rightarrow$  comparator o/p high, the MSB is retained as 1 and next MSB is set to 1.

And, if  $V_{ref} > V_A \Rightarrow$  comparator o/p low, the MSB is set to 0 and the next MSB is set to 1.

3. After the end of conversion EOC signal is enabled and the digital equivalent is loaded as the output.


Let's take an example to understand the operation: -

(9)

Let's take  $V_A = 11V$ .

First, MSB is set to 1 and all the other bits are 000.

i.e.  $V_{ref} = 1000$   
decimal equivalent = 8V



Conversion time ( $t_c$ ):

$$t_c = N \times t_{clk}$$

Note:-

1. In SAR type ADC, ring counter is used to successively set the bits.
2. SAR type ADC is mostly used in digital circuits to provide interfacing with microprocessor.

## Specifications of A/D converter:-

- Range of i/p voltage =  $V_{\max} - V_{\min}$ .

- ~~Resow~~ Resolution =  $\frac{V_{\max} - V_{\min}}{2^N - 1}$

$$\therefore \text{resolution} = \frac{1}{2^N - 1} \times 100 \%$$

- Dynamic range =  $(1.76 + 6N) \text{ dB}$